

**Eojin Kim** 

1885


High-Speed Circuits & Systems Lab.

Dept. of Electrical and Electronic Engineering


Yonsei University

## **2023-1 Works**

## 2 Tape-OUT



**Vernier Delay Line TDC** 



**SPAD AFE with PHS** 



## 2023-2 Plan

- 90nm Chip Measurement Environment Setup (FPGA)
- RTL Design (Using Verilog)

