



**ISOCC 2020**  
17<sup>th</sup> International SoC Design Conference

**October 21-24, 2020**  
**Sono Calm Yeosu Hotel, Yeosu, Korea**

[Whova Website for ISOCC 2020\(Crome, Edge\)](#)[Get Whova Mobile App for ISOCC 2020!](#)[Call For Papers PDF](#)

## **\*\* COVID-19 Update**

The organizing committee is closely monitoring the situation associated with the ongoing COVID-19 pandemic. For the safety and health of all conference participants, **ISOCC 2020 will be held as a hybrid conference offering the on-site and virtual versions, October 21-24.** Further details will be posted on the website as they become available. We appreciate your commitment and interest.

# Time Table

WEDNESDAY_ OCTOBER 21, 2020							
From	Till	Lobby	LOBBY	GRAND BALLROOM2	SAPPHIRE1	SAPPHIRE2	SAPPHIRE3
			1F	1F	2F	2F	2F
12:00	13:00	On-site Registration					
13:00	14:30			Tutorial 1			
14:30	16:00			Tutorial 2			
16:00	17:30			Tutorial 3			
17:30	18:00		Break Time (30min.)				
18:00	20:00		Welcome Reception (Grand Ballroom 1)				

THURSDAY_ OCTOBER 22, 2020											
From	Till	Lobby	LOBBY	GRAND BALLROOM2	SAPPHIRE1	SAPPHIRE2	SAPPHIRE3				
			1F	1F	2F	2F	2F				
08:30	08:40	On-site Registration	Chip Design Contest (CDC) Poster 1		CDC Oral						
08:40	08:50										
08:50	09:00										
09:00	09:10										
09:10	09:20										
09:20	09:30				Break Time (10min.)						
09:30	09:45				Opening Ceremony (Grand Ballroom1)						
09:45	10:25				Keynote Speech-1 (Grand Ballroom1)						
10:25	11:05				Keynote Speech-2 (Grand Ballroom1)						
11:05	11:20				Break Time (15min.)						
11:20	12:00			Keynote Speech-3 (Grand Ballroom1)							
12:00	13:15			Lunch, WiCAS (5F Lily 1)							
13:15	13:30			DC	16	216	236	1			
13:30	13:45				181	134	186	3			
13:45	14:00				86	DCAS1	220	ML1	200	SS1	6
14:00	14:15				99		97		218		12
14:15	14:30			101		111		52		112	
14:30	14:45			Break Time (15min.)							
14:45	15:00			RF1	51	137	8		23		
15:00	15:15				74		163	9	66		
15:15	15:30		184		WLN	162	SoC1	109	SS3	67	
15:30	15:45		193			211		168	68		
15:45	16:00		203		223		195	227			
16:00	16:15		Chip Design Contest (CDC) Poster Exhibition								
16:15	16:30				88	183		15			
16:30	16:45				47	81		19			
17:00	17:15			ET1	188	ML2	92	27			
17:15	17:30				78		225	30			
17:30	17:45				230		91	45			
17:45	18:00		Break Time (15min.)								
18:00	20:00		Banquet								

## WLN

## Wireline

Chair: Dong-Woo Jee (Ajou University, Korea)

14:45~16:00, THURSDAY\_OCTOBER 22, 2020

Sapphire 1 (2F)

- |                                    |   |
|------------------------------------|---|
| <p>WLN 1 (137)<br/>14:45-15:00</p> | <p>A 8.4Gb/s Low Power Transmitter with 1.66 pJ/b using 40:1 Serializer for DisplayPort Interface</p> <p>Woosong Jung, Jinhyung Lee, Kwangho Lee, Hyojun Kim, and Deog-Kyoon Jeong<br/><i>Seoul National University, Korea</i></p>  |
| <p>WLN 2 (163)<br/>15:00-15:15</p> | <p>Optical Receiver Front-end for Active Optical Cable in 180 nm CMOS</p> <p>Daehyun Koh<sup>1</sup>, Deog-Kyoon Jeong<sup>1</sup>, Dainel Jeong<sup>2</sup>, and Jeongho Hwang<sup>3</sup></p> <p><sup>1</sup><i>Seoul National University, Korea</i><br/><sup>2</sup><i>Ayar Labs Incorporation, USA</i><br/><sup>3</sup><i>Cadence Design Systems Incorporation, USA</i></p> |
| <p>WLN 3 (162)<br/>15:15-15:30</p> | <p>A Fast Locking Duty Cycle Corrector with High Accuracy</p> <p>Eun-Young Jung and Won-Young Lee<br/><i>Seoul National University of Science and Technology, Korea</i></p>   |
| <p>WLN 3 (211)<br/>15:30-15:45</p> | <p>5 Gb/s Optical Transceiver for MEMS Tunable HCG-VCSEL in 65 nm CMOS</p> <p>Sean Kane Lloyd M. Quintans, Francesca Bea V. Narcida, Janelle Eira A. Tordesillas, Maria Patricia Rouelli G. Sabino, Anastacia B. Alvarez, Maria Theresa G. de Leon, John Richard E. Hizon, Christopher G. Santos, and Marc D. Rosales<br/><i>University of the Philippines, Philippines</i></p> |
| <p>WLN 3 (223)<br/>15:45-16:00</p> | <p><u>Performance Optimization of Silicon Photonic Ring Switch with CMOS Driver</u></p> <p><u>Daewon Rho</u>, Minkyu Kim, Hyun-Kyu Kim, and <u>Woo-Young Choi</u></p> <p><i>Yonsei University, Korea</i></p>  |

# Performance Optimization of Silicon Photonic Ring Switch with CMOS Driver

Daewon Rho, Minkyu Kim, Hyun-Kyu Kim and Woo-Young Choi

Dept. of Electrical and Electronic Engineering, Yonsei University  
Seoul, 03722, Korea

dwrho97@yonsei.ac.kr, wchoi@yonsei.ac.kr

**Abstract**— Crosstalk and insertion loss of a Si photonic  $2 \times 2$  ring switch are optimized and a CMOS circuit that can control this ring switch is designed.

**Keywords**— optical switch; ring resonator; insertion loss; crosstalk; co-simulation; CMOS; driver; optimization;

## I. INTRODUCTION

With the rapid development of AI technology and various cloud services, data centers are becoming more and more important both technologically and socially. A great amount of research and development efforts are being made in order to realize higher-performance data centers with more less energy efficiency. One key aspect for improving data center performance is the interconnect technology. As the requirements for data throughput, interconnect distances, and switching complexity continuously increase, the electrical interconnect technology is reaching its limit and optical solutions are finding their applications in data centers. Faster and longer interconnects based on optical fiber are routinely used in present-day data centers and, with this, there is a growing need for optical switching solutions that can provide higher throughput than what is available with electrical switches [1-4].

Figure 1(a) schematically shows an  $N \times N$  optical switch. For its implementation, efficient  $2 \times 2$  optical switch units are needed along with a controller IC which controls the operation of each switch unit. For the goal of realizing an efficient  $N \times N$  optical switch as well as its controller, we realize a  $2 \times 2$  optical switch based on Si photonic ring resonator and design a CMOS circuit which optimally drives the optical switch

## II. $2 \times 2$ RING-RESONATOR SWITCH

We are interested in a  $2 \times 2$  optical switch based on Si photonic ring resonator, as it has a small size and can be realized with CMOS fabrication technology. Figure 1(b) shows a typical ring-resonator  $2 \times 2$  switch along with its Bar and Cross operations. The optical spectra for Bar and Cross operations are shown in Figure 2. In order to obtain the




Figure 1. (a)  $N \times N$  switch schematic, (b) unit  $2 \times 2$  Switch and implementing it as a ring resonator




Figure 2. (a) Characteristic curve of Cross, (b) Bar

maximum extinction ratio for Cross, the input wavelength should be at the resonance wavelength of the ring resonator, which should satisfy  $m\lambda_{res} = n_e L$ , where  $m$  is an integer,  $\lambda_{res}$  is the resonance wavelength,  $n_e$  is the effective refractive index, and  $L$  is the circumference of the ring. Since  $n_e$  depends on temperature, the Bar or Cross state of the ring resonator  $2 \times 2$  switch can be controlled by an on-chip heater, which shifts  $\lambda_{res}$ . Figure 2 graphically explains Insertion Loss (IL) and Crosstalk (XT), the two key parameters for  $2 \times 2$  optical switch operation. As can be seen in the figure, the amounts for IL and XT change as the resonance wavelength shifts.

Figure 3(a) is a photo of  $2 \times 2$  ring-resonator switch chip manufactured with IHP's Si Photonic Integrated Circuit technology. Input optical signal is introduced through a grating coupler. Figure 3(b) shows the transmission and the reflection spectra at various temperatures controlled by the on-chip heater. As can be seen in the figure, the resonance wavelength shifts linearly according to the input electrical power delivered to the heater. Figure 4(a) shows the product of insertion loss and crosstalk per power at various heater powers. Since smaller insertion loss and the larger the absolute value of the crosstalk are desired, we decide the 'insertion loss  $\times$  power' and the 'crosstalk / power' as performance parameters. Insertion loss and the crosstalk values used in the figure are based from the measurement results. As power increases, 'Insertion loss  $\times$  power' tends to increase and 'XT / power' has a parabolic shape with a minimum. Therefore, the first point at which the two graphs intersect can be determined as the optimal point. The heater power at this point is about 2.96mW, corresponding to about 1.5V with the used on-chip heater. As shown in Figure 5(b), the heater resistance under this condition is about 0.38k $\Omega$ . Finally, the 3-dB bandwidth of the ring resonator is about 25GHz, sufficient for transmitting the target 25Gbps NRZ optical data.




Figure 3. (a) Chip Photo, (b) measurement result in order to sweep voltage




Figure 4. (a) IL, XT according to input power, (b) resistance result

### III. DRIVER AND THE OVERALL PERFORMANCE

Based on above determined switch characteristics, the behavioural model of the ring-resonator  $2 \times 2$  switch is implemented in Verilog-A, and a switch driving circuit is




Figure 5. (a) Overall Block Diagram of  $2 \times 2$  Ring Switch, (b) Schematic of Driver




Figure 6. (a) Transient results of simulation, (b) eye diagram at 25Gbps

designed. Figure 5(a) shows the overall block diagram for co-simulation, and Figure 5(b) schematically shows the driving circuit designed in 28nm CMOS technology. Figure 6(a) shows the transient simulation results. When 'Vctrl' is 'high' or 'low', the input optical signal goes through channel 1 or channel 2, respectively. Figure 6(b) is the eye-diagram of the transmitted data. The driver consumes about 2.9mW.

### ACKNOWLEDGMENT

This research was supported through the National Research Foundation of Korea(NRF) funded by the Ministry of Science and ICT (NRF-2019M3F3A1A02072273). Authors thanks IC Design Education Center(IDECE) for EDA tool support.

### REFERENCES

- [1] A. Shacham, K. Bergman, and L.P. Carloni, "Photonic networks-on-chip for future generations of chip multiprocessors," IEEE Trans. Comput., vol. 57, no.9, pp.1246-1260, Sep.2008
- [2] Qixiang Cheng, Sébastien Rumley, Meisam Bahadori, and Keren Bergman, "Photonic switching in high performance datacenters [Invited]," Opt. Express 26, 16022-16043 (2018)
- [3] Po Dong, Roshanak Shafiiha, Shirong Liao, Hong Liang, Ning-Ning Feng, Dazeng Feng, Guoliang Li, Xuezhe Zheng, Ashok V. Krishnamoorthy, and Mehdi Asghari, "Wavelength-tunable silicon microring modulator," Opt. Express 18, 10941-10946 (2010).
- [4] Qixiang Cheng, Meisam Bahadori, Madeleine Glick, Sébastien Rumley, and Keren Bergman, "Recent advances in optical technologies for data centers: a review," Optica 5, 1354-1370 (2018)