

OptoWin 2022 광산업전시회

2022. 2.16(수) ~ 18(금) 대전컨벤션센터(DCC)

주최 OSK 설립 한국광학회

PH PIME



2022년도 동계학술발표회 일정표

W== 다스플레이 W=용자광학 및 양자정보 IX=리소그래피 N=양자전자 V=포토닉스 N=바이오포토닉스 |=광과학 ||=광기술 |||=디지털홀로그래피및 정보광학

2022년 2월 16일(수, W)

] 석	101층 [A]	102 (B)	103 = [C]	104 = (D)	105등 (토)	10k 등 (F)	107등 [6]	커머러스호 (H. 3초)
시간 09:00~	3			Registration	ation	1		
			디지털홀로그래피 및 정보광학 I	양자전자।		표트니스니		양자컴퓨터와 양자시뮬레이터
10:30~12:00			좌장: 이승열(경북대)	좌장: 김종환(POSTECH)		좌장: 김훈(KAIST)		좌장: 문한섭(부산대)
			W1C-III	W1D-IV		W1F-V		W1H-VIII-S
12:00~13:30				Lunch	ch			
	양구하	광기술ㅣ	디지털홀로그래피 및 정보광학 II	양자전자॥		포토닉스॥	윤태훈 고문 은퇴 기념세션	양자컴퓨터와 양자시뮬레이터 II
13:30~15:00	좌장: 송영민(GIST)	좌장: 박성천[단국대]	좌장: 정진수(KETI)	좌장: 장민석(KAIST)		좌장: 박연상(충남대)	좌장: 이길주(부산대)	좌장: 박희수(KRISS)
	W1A-I	W1B-II	W2C-III	W2D-IV		W2F-V	W1G-VII-S	W2H-VIII-S
15:00~15:15				Break time	time			
	하다	광기술॥	디지털홀로그래피 및 정보광학 III	양자전자 III		바이오포토닉스ㅣ	디스플레이니	양자컴퓨터와 양자시뮬레이터 III
15:15~16:45	좌장: 이승우(고려대)	좌장: 정미숙산기대	좌장: 임용준(ETRI)	좌장: 이관일(KIST)		좌장: 김기현(POSTECH)	좌장: 조남성(FTRI)	좌장: 한상욱(KIST
	W2A-I	W2B-II	W3C-III	W3D-IV		W3F-VI	W2G-VII	W3H-VIII-S
16:45~17:00				Break time	time			
사간				1층 전시홀 (111호	(111호)			
17:00~18:00		광과학 (WP-I 1~8) 바이오포토느), 광기술 (WP-II 1~8), ロ 네스 (WP-VI 1~15), 디스	Poster Session 지털홀로그래피 및 정보광학 (W -플레이 (WP-VII 1~7), 양자광학	ssion l 광학 (WP-III 1~2), 잉 자광학 및 양자정보 (\	Poster Session I 학 (WP-I 1-8), 광기술 (WP-II 1-8), 디지털홀로그래피 및 정보광학 (WP-III 1-2), 양자전자 (WP-IV 1-6), 포토닉스 (WP-V 1-7), 바이오포토닉스 (WP-VI 1-15), 디스플레이 (WP-VII 1-7), 양자광학 및 양자정보 (WP-VIII 1-4), 리소그래피(WP-IX 1-2)	달닉스 (WP-V 1~7), (WP-IX 1~2)	
사간				3층 컨퍼런스홀	러스홀			
17:00~18:00				이사회	ĪŌ			
18:00~18:10				Break time	time			
18:10~19:00				에 이이 아이	阿丽			

Oral Sessions I

W2F-V : 포토닉스 Ⅱ

좌장: 박연상(충남대학교)

♀ 106호 (F), 02월 16일 (수) 13:30 - 14:45

13:30 (초청강연)	W2F-V.01
	Development of DSP-IC Operation Board for Processing 100-Gbps PAM4
	Signals and Its Applications
	Yun Seokjun*, Han Youngtak, Shin Janguk (ETRI), Kim Seoktae (Luvantix
	ADM), Park Sangho, Lee Seoyoung, BAEK YONGSOON (ETRI)
14:00	W2F-V.02
	IM/DD 광전송에서 단일 PD기반 QAM-PIRFSK신호 전송 기법
	<u>HA Inho</u> , LEE Jeoungmoon, PARK Jinwoo, HAN Sang-Kook* (Yonsei
	University)
14:15	W2F-V.03
	Clipping Tone 변조 레이저 다이오드를 이용한 채널에 강인한 무선 광 전송 기법
	연구
	CHOI Jae-Young, HAN Sang-Kook*, HYUN Young-jin (Yonsei University)
14:30	W2F-V.04
	An Equivalent Circuit Model for 850nm VCSELs Based on Measured
	<u>S-parameters</u>
	<u>KIM Kihun*</u> (Yonsei University), KIM Jaeyoung (Qualitas Semiconductor Co.),
	KIM Junseo, CHOI Woo-Young (Yonsei University)

An Equivalent Circuit Model for 850nm VCSELs Based on Measured S-parameters

Kihun Kim^{1*}, Junseo Kim¹, Jaeyoung Kim², and Woo-Young Choi¹

¹Department of Electrical & Electronic Engineering, Yonsei University, Seoul, South Korea ²Qualitas Semiconductor Co., Seongnam 13558, South Korea * khkim511@yonsei.ac.kr

Abstract—This paper presents an equivalent circuit model for Vertical-Cavity Surface-Emitting Lasers (VCSELs) implemented in Verilog-A, a standard circuit simulation tool. Our model accounts for electrical as well as optical characteristics of a VCSEL, and allows an easy and accurate simulation of VCSEL output when it is modulated by an electrical circuit.

I. Introduction

Vertical-Cavity Surface-Emitting Lasers (VCSELs) are very attractive for short-distance optical interconnect solutions especially in data center applications. They are capable of very high-bandwidth optical data transmission over multi-mode fiber with high cost-effectiveness. However, VCSELs have intrinsic nonlinear modulation characteristics, which make designing of efficient driver challenging especially circuits quite for applications. Although the VCSEL rate equations can be used for modeling VCSEL modulation characteristics[1, 2], they are complicated and not compatible with the standard electronic circuit design environment. In this paper, we demonstrate a VCSEL equivalent circuit, which is accurate and easy to use.

II. VCSEL Modelling

Fig. 1 shows the proposed equivalent circuit for the VCSEL. The left side accounts for the VCSEL electrical characteristics and the RLC circuit in the right side represents the two-pole transfer function for the VCSEL modulation frequency response.




Fig. 1 VCSEL equivalent circuit model

The numerical values for the circuit elements within the equivalent circuit can be determined by matching measured S11 and electro-optical S21 parameters with the simulated results of the equivalent circuit in Verilog-A as shown in Fig. 2. For the measurement, a commercial VCSEL is measured with a light component analyzer at several different bias currents. For good matching,

bias-dependent circuit parameter values are used with the fourth-order polynomial fitting functions.





Fig. 2 Measured and simulated (a) S₁₁ and (b) electro-optical S₂₁

Fig. 3(a) shows the block diagram of the VCSEL transmitter including the CMOS driving circuit. The VCSEL driver implemented in 28nm CMOS technology is designed to produce pre-distorted VCSEL driving currents so that the resulting 50Gbps PAM4-modulated VCSEL optical output signals has enhanced Level Separation Mismatch Ratio (RLM) performance as shown in Fig. 3(b). The entire simulation is done in Cadence Spectre, a standard IC design environment. More details of our VCSEL modeling will be presented.



[Fig. 3] (a) Block diagram and (b) PAM4 simulation result of VCSEL behavior model with VCSEL driver

Reference

[1] B. Wang *et al.*, "Comprehensive vertical-cavity surface-emitting laser model for optical interconnect transceiver circuit design", Optical Engineering, 55(12), p.126103, 2016.
[2] C. Zhang *et al.*, "A Compact VCSEL Model for High-Speed Optical Interconnect Design." *Laser Applications Conference*. Optical Society of America, 2021.