

# 1 Gb/s gated-oscillator burst mode CDR for half-rate clock recovery

Pyung-Su Han\*, Woo-Young Choi\*\*

**Abstract**—A new burst mode clock and data recovery circuit is realized that improves the previously-known gated-oscillator technique with half rate clock recovery. The circuit was fabricated with 0.25um CMOS technology, and its functions were confirmed up to 1 Gbps.

**Index Terms**—Burst mode, PON, clock and data recovery, gated oscillator.

## I. INTRODUCTION

In Passive Optical Network (PON) systems [1], Optical Line Termination(OLT) in the central station does not know exactly when data packets arrive from various Optical Network Units (ONUs) located at the subscriber side as shown in Fig. 1. Consequently, OLT receiver has to align the receiver clock to each burst data packet.




Fig. 1. PON system

Manuscript received June 28, 2004; revised December 7, 2004.

\*High speed information transmission Lab.  
Yonsei University, Seoul, Korea  
E-mail : ps@tera.yonsei.ac.kr

\*\*High speed information transmission Lab.  
Yonsei University, Seoul, Korea

The conventional PLL-based clock recovery circuit cannot be used for burst mode application since it requires a long sequence of overhead bits to reach the lock condition. In addition, the clock frequency can drift away during the silent times, which require another phase-locking process.

The above problem can be solved with the gated-oscillator clock recovery technique[2], in which “gate stage” is added in the signal path of ring oscillators, making it possible to instantly align the clock phase with data. This technique is simple and requires low power but has limited high-speed operation.

In this paper, we propose a new circuit configuration that has half-rate clock recovery capability thus improving the speed performance of gated-oscillator clock recovery circuits.

## II. GATED-OSCILLATOR CDR

Fig. 2 shows a gated ring oscillator. An AND gate acts as the gate and can turn on and off the oscillation. If Enable is low, the oscillation stops and if Enable is high, the oscillation starts again. In addition, the oscillation always begins with the signal falling from high to low. Consequently, output clock phase can be set to a desired value by the Enable signal.




Fig. 2. Gated oscillator

In gated-oscillator CDR, input data are used as Enable

signals for two gated oscillators as shown in Fig. 3 and output clock is generated whose phase is always aligned with the input data.




Fig. 3. Gated oscillator based CDR

The gated-oscillator clock recovery technique described above can be adopted only for the full rate clock recovery, which means that the frequency of the recovered clock equals the data rate. If the data rate is increased then the clock frequency should be increased as well setting a speed limit especially with CMOS technology.

An alternative way to overcome the device speed limitation is to use multi-phase clock technique, in which more than two identical operations are performed within one clock cycle as in DDR (Double Data Rate) memory using both rising and falling edges to read and write the data, doubling the bandwidth. Recently, many researchers have used this idea for continuous-mode clock recovery applications [3,4] but no attempt has been made for gated-oscillator burst mode applications. We propose a new circuit structure in which the output clock phase can be selectively set to either 0 or  $\pi$ , making gated-oscillator CDR with half-rate clock recover possible.

### III. GATED OSCILLATOR DETAILS AND PROBLEMS WITH HALF RATE CLOCK RECOVERY

Another problem arises when you come to build half rate clock recovery with the gated oscillator. Shown as “ideal clock” in Figure 4, recovered half rate clock has to be shifted from the data transition edges exactly  $\pi/2$  for optimum sampling, but gated oscillator always aligns the clock edge to data edges. Therefore you need delayed version of recovered clock, and it will be

accounted later.




Fig. 4. Phase definition and finding R0 and R1

### IV. GATED-OSCILLATOR WITH HALF-RATE CLOCK

Figure 5 shows our new gated-oscillator. Owing to the additional gate stage it takes only 1/4 of the clock period to settle down when Enable goes low and oscillation stops. In addition, by controlling values of R1 and R2, the output clock phase can be controlled. For example, setting both R0 and R1 to low, the oscillator always starts to oscillate with O0 going to high. The combination of R0 and R1 required for the desired phase values is shown in Table 1. O0d and O1d is simply  $\pi/2$  delayed version of O0 and O1 and they are used to retime the data bits in half rate CDR.

### V. PROPOSED HALF RATE CDR

With the new version of gated oscillators, we designed a half rate clock recovery circuit shown in Figure 6. It has two gated oscillators, and they are switched by input data. This circuit differs from the conventional gated-oscillator CDR in the following points.





Fig. 5. Modified gated oscillator

**Table 1.** Starting phase and corresponding R0 and R1

Phase	R0	R1
0°	1	1
90°	0	1
180°	0	0
270°	1	0




**Fig. 6.** Proposed half-rate CDR


First, our new gated oscillators require the reset phase setting value R0 and R1. Since both rising and falling edges are required, it has to alternate the reset phase value supplied by the the oscillators. Second, the half portions of the recovered clock are combined using a MUX, not an OR gate, because even when the oscillator is not oscillating, the alternating R values come out to the output and may corrupt the combined clock. Data signals are also used as the MUX selecting signals so that the output path can be switched to the clock-generating gated oscillator resulting in complete half rate clock signals aligned with the data.

### V. EXPERIMENTAL RESULTS

The proposed half rate clock recovery circuit was designed with CMOS 0.25um parameter and verified by hspice simulation. Designed circuit was fabricated and directly attached on the test board. Prototype chip includes 8-bit wide deserializer as well as half rate clock recovery, as shown in Figure 7, therefore we can observe 1/8 rate recovered clock instead of half rate clock. Figure 8 shows the micro-photograph of the chip.




**Fig. 7.** Block diagram of the prototype chip




**Fig. 8.** Micro-photograph of prototype chip

It was found that the fabricated chip can operate at up to 1Gbps. Figure 9 shows recovered clock from the PRBS11 data, and the measured clock jitter was 4.6ps[rms].



**Fig. 9.** Recovered clock from PRBS11 and jitter measurement


Burst mode as well as continuous mode operation was verified by injecting the packet-like programmed bit patterns and into the test chip, and the recovered data and clock are shown in Figure 10. Table 2 shows the summary of chip performance.



(a) Burst mode packet and recovered clock



(b) Retimed and deserialized data



(c) Retimed and deserialized data in continuous mode data  
**Fig. 10.** Half rate clock recovery operations

**Table 2.** Starting phase and corresponding R0 and R1

Process	CMOS 0.25um
Power supply	2.5V
Operating frequency	1Gbps for PRBS15
Recovered clock jitter	4.6ps[rms] for PRBS11
Power consumption	100mW core, 375mW including deserializer and I/O

**ACKNOWLEDGEMENTS**

This work was supported by the Ministry of Science and Technology of Korea and the Ministry of Commerce, Industry and Energy through the System IC 2010 program.

**REFERENCES**

- [1] “G.984.2 Gigabit-capable passive optical networks (GPON): Physical media dependent(PMD) layer specification”, ITU-T, 2003
- [2] M. banu and A. E. Dunlop, “Clock Recovery Circuit with Instantaneous Locking”, Electronic letters, Vol. 28, No. 23, pp. 2127 – 2130, 1992
- [3] Chih-Kong Ken Yang and Mark A. Horowitz, “A 0.8-um CMOS 2.5Gb/s Oversampling Receiver and Transmitter for Serial Links”, JSSC, Vol. 31, No. 12, pp. 2015-2023, December 1996

- [4] Gijung Ahn, Deog-Kyoon Jeong, and Gyudong Kim, "A 2-Gbaud 0.7-V Swing Voltage-Mode driver and On-Chip Terminator for High-Speed NRZ Data Transmission, JSSC, Vol. 53, No. 6, pp. 915-918, June 2000



**Pyung-Su Han** was born in Seoul, Korea, in 1976. He received the B.S and the M.S degrees in electronic and electrical engineering from the Yonsei University in 2002, 2004, respectively. Now he is currently working toward the Ph. D in the

same university. His research interests include high-speed serial link VLSI.



**Prof. Woo-Young Choi** received his B.S., M.S. and Ph.D. degrees in Electrical Engineering and Computer Science from the Massachusetts Institute of Technology. For his Ph.D. thesis, he investigated MBE-grown InGaAlAs laser diodes for

fiber optic applications. From 1994 to 1995, he was a post-doctoral research fellow at NTT Opto-electronics Labs., where he worked on femto-second all-optical switching devices. In 1995, he joined the department of Electrical and Electronic Engineering, Yonsei University, Korea, where he is presently an associate professor. His research interest is in the area of high-speed information processing technology that includes high-speed optoelectronics, high-speed electronic circuits and microwave photonics.