

# A Novel Charge Pump PLL with Reduced Jitter Characteristics

Myoung-Su Lee, Tae-Sik Cheung, and Woo-Young Choi  
 Dept. of Electronic Engineering, Yonsei University, 134, Shinchon-dong,  
 Seodaemun-ku, Seoul, 120-749, Korea.  
 phone : +82-2-361-2874  
 fax : +82-2-312-4584  
 e-mail : lms@semicon4.yonsei.ac.kr

## Abstract

A new charge pump structure is proposed that can improve jitter characteristics of a Phase-Locked Loop (PLL) by blocking the control voltage leakages. The new structure also has low power consumption because it uses a self-biased method that switches the current flow only on demand. A PLL with the proposed charge pump is designed with  $0.6\mu\text{m}$  CMOS process technology and evaluated by post-layout simulation.

frequency divider's output signal  $V_{\text{div}}$ , and produces UP and DN signals that, through the charge pump and the loop filter, control Voltage Controlled Oscillator (VCO). When PLL is locked, two outputs of PFD should be the same and the charge pump output should be constant. In practice, however, this does not happen as the charge pump circuit usually has asymmetric features that cause VCO control voltage changes and PLL output frequency noises. A new charge pump structure is proposed that minimizes this problem.




Fig 1. Block diagram of PLL

PLL optimization for high frequency operation has been studied by many researchers(1-3). The PLL structure can be divided into five parts as shown in Fig 1. The phase/frequency detector (PFD) detects the phase difference between external input signal  $V_{\text{in}}$  and




Fig 2. Conventional charge pump

Figure 2 shows a conventional structure for



structures, respectively. As can be seen, the proposed charge pump has much reduced SLW node voltage changes. Figure 5 shows the magnified waveforms.




Fig 6. Input/output waveforms of conventional charge pump PLL




Fig 7. Input/output waveforms of proposed charge pump PLL

Figure 6 shows Input/output waveforms of conventional charge pump PLL with 28ns input period and Figure 7 shows that of proposed charge pump PLL. Comparing Fig. 6 with Fig. 7, proposed charge pump also reduces phase offset of PLL.

## Conclusion

A new charge pump PLL was proposed and designed. The design was done with  $0.6\mu\text{m}$  CMOS process parameters for +3.3V power supply. Post-layout simulation shows that the proposed circuit has reduced leakage currents for VCO control voltages and, consequently the VCO output frequency is more stable.

## Reference

- (1) J. G. Maneatis, "Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques," *IEEE J. Solid-State Circuits*, vol. 31, no. 11, pp. 1723-1732, 1996.
- (2) S. O. Jeon, T. S. Cheung, and W. Y. Choi, "Phase/frequency detectors for high-speed PLL applications," *IEE Electronics Letters*, vol. 34 no 22, pp. 2120-2121, publication, 1998.
- (3) Sungjoon Kim, et al., "A 960-Mb/s/pin Interface for Skew-Tolerant Bus Using Low Jitter PLL," *IEEE J. Solid-State Circuits*, vol. 32, no. 5, pp. 691-700, 1997.