



제15회 광전자 및 광통신 학술회의 논문집

VOL.15 NO.1

일시 2008년 5월 14일(수)~5월 16일(금)

장소 부산 해운대 한화리조트

공동주최



한국광학회
(광자기술분과)



한국통신학회
(광통신연구회)



대한전자공학회
(광파 및 양자전자 연구회)



대한전기학회
(광전자 및 전자파 연구회)

학술발표 T1B 디스플레이

09:00~10:30 좌장 : 박재형(충북대)

9:00	(초청논문) 차세대 Back Light Unit 및 디스플레이용 Field emission 기술	
T1B-1	조우성, 주병권(고려대)	18
9:30	차지-펌프 OLED 패널 동영상 구동 특성 최적화를 위한 시뮬레이션 소요시간 단축을 위한 초기조건 추출 방법에 대한 연구	
T1B-2	김용봉, 서종욱(홍익대)	22
9:45	무평판형 광양자테 레이저 이미지 칩 TV 기술 연구	
T1B-3	신미향, 김영천, 김창훈, 권오대(포항공대)	24
10:00	무평판형 광양자테 레이저 TV기술을 위한 matrix addressable PQR laser array 제작	
T1B-4	채광현, 김영천, 장영흡, 권오대(포항공대)	26
10:15	단일 광원에 광분할 반사경을 집적한 듀얼 백라이트	
T1B-5	박찬규, 이학순, 이상신(광운대)	28

학술발표 T1C 광통신(I)

09:00~10:30 좌장 : 이상수(ETRI)

09:00	(초청논문) Polarization mode dispersion 벡터의 확률 분포 특성	
T1C-1	이재승(광운대)	30
09:30	A 4x10-Gb/s Optical Receiver and VCSEL Driver Array in 0.13- μ m CMOS Technology	
T1C-2	박강엽, 최우영(연세대), 오원석, 임영민(KETI)	32
09:45	80km DWDM SFP+ 트랜시버 개발	
T1C-3	이준기, 이정찬, 김광준(ETRI)	34
10:00	WDM 광 네트워크에서 광 트랜스폰더의 효율적인 이용 분석	
T1C-4	장순혁, 정환석, 이상수, 김광준(ETRI)	36
10:15	WDM-PON 위한 발진 파장이 자동으로 조절되는 파장 가변 레이저	
T1C-5	문정형, 최기만, 문실구, 이창희(KAIST)	38

학술발표 T1D 광섬유센서

09:00~10:30 좌장 : 송민호(전북대)

9:00	(초청논문) 특수 광섬유를 이용한 광섬유 센서 및 다파장 레이저 구현	
T1D-1	문대승(삼성광통신), 한영근(한양대), 정영주(GIST)	40

A 4x10-Gb/s Optical Receiver and VCSEL Driver Array in 0.13- μ m CMOS Technology

Kang-Yeob Park, Won-Seok Oh*, Young-Min Im*, and Woo-Young Choi

Dept. of Electrical and Electronics, Yonsei University
Korea Electronics Technology Institute (KETI)*

Abstract

A 4-channel 10-Gb/s optical receiver and VCSEL driver array are implemented in 0.13- μ m CMOS technology. To enhance the bandwidth of the optical receiver, a limiting amplifier using a negative impedance compensation and active feedback is proposed. A single channel receiver achieves 96-dBΩ trans-impedance gain (Z_T), 10-Gb/s operations with 7.1-GHz bandwidth for 0.25-pF input parasitic capacitance and 23-pA/sqrt(Hz) input noise spectral density that corresponds to -18-dBm sensitivity for 10^{-12} BER. The optical transmitter drives VCSEL array, operating up to 10-Gb/s with APC (5-15mA) and AMC (5-20mA_{PP}) loops to obtain constant and reliable optical power outputs.

I. OPTICAL TRANSCEIVER ARRAY

An optical link, as shown in Fig. 1, primarily consists of an optical transmitter, which encodes electrical data to optical signals, an optic channel such as plastic optical fiber, which carries optical signal to its destination, and an optical receiver, which reproduces the electrical data from the received optical signals [1].

In this paper, design and implementation of 4×10 -Gb/s optical receiver and transmitter arrays are reported. Each transmitter incorporates a LVDS/CML (low voltage differential signal / common mode logic) input buffer, a preamplifier with capacitive degeneration, and a main driver. The pre-amplifier boosts high frequency gain by using the Cherry-Hooper topology. Then, it is followed by an output stage designed to drive large currents (max. 20mA_{PP}) at 10-Gb/s. Therefore, the main transistor should be wide enough to drive large currents. However, it might degrade the 3-dB bandwidth and thus the width should be optimized. I_{MOD} represents the modulation current of output driver, corresponding to the optical output swing range, whereas I_{BIAS} is the bias current which corresponds to the average transmitted optical power.

The receiver array consists of TIA (trans-impedance amplifier) and LA (limiting amplifier). For TIA, a number of tradeoffs exist between bandwidth, photodiode capacitance, trans-impedance gain, and noise performance [2]. To overcome this tradeoff, advanced common-gate input configuration is exploited. Simple common-gate configuration has a low input resistance, $\sim 1/g_m$. However, due to poor device characteristics of CMOS transistors, simple

common-gate stage cannot entirely isolate the photodiode capacitance. Therefore, the advanced common-gate stage adding the local feedback stage is exploited. This input stage provides virtual ground input resistance of $1/(1+g_{mB}R_B)g_{m1}$, where $(1+g_{mB}R_B)$ is the voltage gain of the local feedback stage. The gain stage of TIA is designed to be common-source amplifier with feedback resistance (R_F). And the dc-cancellation stage is designed to f_T doubler type for this block to prevent total bandwidth reduction. In conventional LA, the inductive peaking technique based on an active inductor, a LC-ladder filter network, or a series passive inductor, has been used to enhance the bandwidth [3]. However, such problems exist as the large passive inductor area, voltage headroom, and gain fluctuation. To solve these problems, we propose a limiting amplifier using negative impedance compensation (NIC) and an active feedback circuit as shown in Fig. 2. Active feedback between two simple common-source amplifiers can improve GBW of the gain stage. A negative transconductance feedback G_{mf} returns a fraction of the output to the input of G_{m2} . Because this architecture doesn't resistively load the trans-impedance stage, the total bandwidth of the amplifier can be enhanced. However, intermediate node (A) between two common-source stages exhibits three active devices (M2, M5, and M7) and load capacitors (C_{L1} , C_{L2}) of the amplifier. Thus, this node is very capacitive. To compensate this parasitic capacitance, NIC technique is added.

II. MEASUREMETNT RESULTS

Fabricated optical receiver and transmitter chipsets are measured using a whole optical links. The

designed transmitter drives 4-channel VCSEL array, operating up to 10-Gb/s with APC (auto-power control) of 5-15mA and AMC (auto-modulation control) of 5-20mApp to obtain constant and reliable optical power outputs. The whole 4-channel transmitter array chip occupies the area of 2.05mm × 0.83mm, Fig. 3(b), and dissipates 200-mW from a single 1.8-V supply. Fig. 4 shows eye diagrams for the receiver in the complete optical link. A single channel optical receiver achieves 10-Gb/s operations, 96-dBΩ trans-impedance gain, and 23-pA/sqrt(Hz) input noise spectral density that corresponds to -18-dBm sensitivity for 10⁻¹² BER. The whole receiver array chip occupies the area of 1.79mm × 1.35mm,




Fig. 1. Implemented optical links using a fabricated optical receiver and transmitter chipsets.




Fig. 2. Proposed limiting amplifier using a negative impedance compensation and active feedback circuit

Fig. 3(a), and the power consumption is 54-mW from a single 1.2-V supply.

REFERENCES

- [1] W. S. Oh, and K. Park, "Design of a 12-channel 120-Gb/s optical receiver array in 0.18- μ m CMOS technology," *IEEE Proc. of DELTA*, pp. 71-74, Jan 2008.
- [2] Zhenghao Lu, et al., "Broad-band design techniques for transimpedance amplifiers", *IEEE Transactions on Circuits and Systems*, vol. 54, pp. 590-600, 2007.
- [3] Wei-zen Chen, and Chao-Hsin Lu, "Design and analysis of a 2.5-Gbps optical receiver analog front-end in a 0.35- μ m digital CMOS technology," *IEEE Transactions on Circuits and Systems*, vol. 53, pp. 977-983, 2006.





Fig. 4. Eye diagrams at data-rate of
(a) 1.25-Gb/s, (b) 2.5-Gb/s, (c) 5.0-Gb/s, and (d) 10-Gb/s




Fig. 3. Micro-photographs of (a) 4-channel optical receiver, and (b) 4-channel VCSEL driver