



## **Low-Power Adaptive Passive Equalizer**




**High-Speed Circuits and Systems Lab** 



## **Ultra-Low Voltage Phase-Locked Loops**



**First ULV PLL** 



## 0.4V Ultra-low voltage PLL

- Samsung 65nm CMOS technology
- Two versions are fabricated
  - Self-regulated Active Loop Filter PLL
  - & ALF PLL w/ Automatic Frequency Control

## **ULV Challenges**

- Low voltage headroom (multiple-stacks are not allowed)
- Process, Voltage, and Temperature (PVT) variation immunity
- Vulnerable to power noise

**High-Speed Circuits and Systems Lab**