




# CMOS-Compatible Avalanche Photodetector





(to be published in IEEE Transactions on Electron Devices, 2013)



- CMOS-APDs having  **$10 \times 10\text{-}\mu\text{m}^2$**  device area  
→ Photodetection bandwidth increased to **7.6 GHz**

# CMOS-Compatible Avalanche Photodetector



	Other Work	Other Work	Other Work	This work
Technology	0.18- $\mu\text{m}$ CMOS	0.18- $\mu\text{m}$ CMOS	0.18- $\mu\text{m}$ CMOS	0.13- $\mu\text{m}$ CMOS
Structure	Multiple p <sup>+</sup> -p-n APD	P <sup>+</sup> /P-N <sup>+</sup> lateral PIN	Strip SMPD*	Meshed SMPD*
R	0.74 A/W	0.073 A/W	0.057 A/W	0.029 A/W
BW	1.6 GHz	1.9 GHz	1.8 GHz	6.9 GHz
C <sub>PD</sub>	345 fF	1600 fF	213 fF	206 fF
A	$50 \times 50 \mu\text{m}^2$ (Square)	$50 \times 50 \mu\text{m}^2$ (Square)	$55 \times 55 \mu\text{m}^2$ (Octagon)	$55 \times 55 \mu\text{m}^2$ (Octagon)
V <sub>R</sub>	14.3 V	6 V	14.2 V	14.2 V
				10 $\times 10 \mu\text{m}^2$ (Square)

\*SMPD: spatially modulated photodetector

R: responsivity, BW: bandwidth, C<sub>PD</sub>: intrinsic photodetector capacitance, A: optical-window area, V<sub>R</sub>: reverse bias voltage

→ **World record among silicon PDs in standard CMOS technology**